

LCFC Confidential


330 CFL-H +N17P MB Schematics Document


Coffee Lake-H with DDR4 + Nvidia N17P-G0

2018-03-20

REV:1.0

Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		Cover Page	
2015/08/20		2016/08/20		Size Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		Date		Rev	
		Thursday, March 29, 2018		1.0	
		Sheet 1 of 68		EG530	





Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	V20B+	+3VALW +5VALW +3VALW_PCH +1.8VALW +1.0VALW	+1.2V +2.5V_DDR +VCCST	+5VS +3VS +VCCIO +VCCSTG +VCCSA +VCC_GT +CPU_CORE +0.6VS
S0	O	O	O	O
S3	O	O	O	X
S3 Battery only	O	O	O	X
S5 S4 AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

SMBUS Control Table

	SOURCE	BATT	Charger	DGPU	IT8586F	Memory Down	PCH	PMIC	SODIMM	Thermal Sensor	WLAN
EC_SMB_CK1	IT8586E	V	V	X	V	X	X	X	X	X	X
EC_SMB_DA1	+3VL_EC				+3VL_EC						
EC_SMB_CK2	IT8586E	X	X	V	V	X	V	X	X	V	X
EC_SMB_DA2	+3VS			+3VG_AON	+3VS		+3VALW_PCH				
EC_SMB_CK3	IT8586E	X	X	X	V	X	X	V	X	X	X
EC_SMB_DA3	+3VL_EC				+3VL_EC						
PCH_SMB_CLK	PCH	X	X	X	X	X	V	X	V	X	V
PCH_SMB_DATA	+3VALW_PCH						+3VALW_PCH		+3VS		+3VS

EC SMBus1 address

EC SMBus2 address

EC SMBus3 address



PCH SM Bus address

Device	Address	Device	Address	Device	Address
Smart Battery	need to update	Thermal Sensor(NCT7718W)	1001_100bh	DDR4 SODIMM	need to update
Charger	0001 0010 b	PMIC	need to update	Wlan	Reserved
		DGPU	need to update		

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALM	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

HSIO PORT	Function
USB3.0	1 USB3.0 Conn Left
	2 USB Type-C
	3 USB3.0 Conn Left
	4 NC
	5 NC
	6 NC
USB2.0	1 USB3.0 Conn Left
	2 USB Type-C
	3 USB3.0 Conn Left
	4 Finger Print
	5 Cardreader
	6 Touch Panel
	7 Bluetooth
	8 Camera
	9 NC
	10 NC
PCI-E	1-4 X4 PCI-E
	5 LAN
	6 WLAN
	7 SATA HDD
	8 SATA ODD
	9-12 X4 PCI-E
	Optane Memory
SATA	0 HDD
	1A ODD
	1B used as PCI-E
	2 used as PCI-E

BOM Structure	BTO Item
@	Not stuff
14@	For 14" part
15@	For 15" part
17@	For 17" part
15or17@	For 15" or 17" part
Cannonlake@	For Cannonlake part
CD@	For C coast down
DUALMIC@	For Dual MIC part
EMC@	For EMC part
EMC_15@	For EMC 15" part
EMC_NS@	For EMC nu-stuff part
EMC_PX@	For EMC PX part
EMC_PXNS@	For EMC PX nu-stuff part
ES@	For ES CPU
EXO@	For EXO GPU
ME@	For ME part
TS@	For touch screen part
TS_NS@	For nu-touch part
DIS@	For GPU part
OPT@	For NV GPU part
PX@	For AMD GPU part
RANKA@	For VRAM rank A part
RANKB@	For VRAM rank B part
Realtek_SD@	For Realtek SD part
SINGLEMIC@	For single MIC part
SINGLERANK@	For single VRAM rank part
DUALRANK@	For dual VRAM rank part
TPM@	For TPM part
UMA@	For UMA part




SMBUS Control Table

	BIOS/UEFI	IOA	BATF	TPIC001	QIC001	KLAM	Thermal	PCH	TP	Charger
EC SMB CK1	2F8224	X	V	V	X	X	X	X	X	V
EC SMB_DA1	+2F8224			+2F8224						
EC SMB CK2	2F8224	V	X	V	X	X	V	V	X	X
EC SMB_DA2	+2F8224			+2F8224			+2F8224			
PCH SMB CK1	PCH	X	X	X	V	X	V	V	X	X
PCH SMB_DA1	+2F8224_PCH						+2F8224_PCH			

EC SM Bus1 address **EC SM Bus2 address** **PCH SM Bus address**

Device	Device	Address	Device	Address
Smart Battery	0x16	Thermal Sensor F75303M	IOA	0x16
Charger	0001 0010 0	VGA	0x16 (0x16)	0x16
		PCH	0x16 (0x16)	0x16
		RTS5400	0x16	0x16



POE_CRX_GTX_P15	E25	POE_RXP_0	PEG_TXP_0	B25	POE_CTX_GRX_P15	OPT#	CC32	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P15
POE_CRX_GTX_N15	E25	PEG_RXN_0	PEG_TXN_0	B25	POE_CTX_GRX_N15	OPT#	CC32	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N15
POE_CRX_GTX_P14	E24	PEG_RXP_1	PEG_TXP_1	B24	POE_CTX_GRX_P14	OPT#	CC31	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P14
POE_CRX_GTX_N14	E24	PEG_RXN_1	PEG_TXN_1	B24	POE_CTX_GRX_N14	OPT#	CC31	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N14
POE_CRX_GTX_P13	E23	PEG_RXP_2	PEG_TXP_2	B23	POE_CTX_GRX_P13	OPT#	CC30	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P13
POE_CRX_GTX_N13	E23	PEG_RXN_2	PEG_TXN_2	B23	POE_CTX_GRX_N13	OPT#	CC30	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N13
POE_CRX_GTX_P12	E22	PEG_RXP_3	PEG_TXP_3	B22	POE_CTX_GRX_P12	OPT#	CC29	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P12
POE_CRX_GTX_N12	E22	PEG_RXN_3	PEG_TXN_3	B22	POE_CTX_GRX_N12	OPT#	CC29	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N12
POE_CRX_GTX_P11	E21	PEG_RXP_4	PEG_TXP_4	B21	POE_CTX_GRX_P11	OPT#	CC28	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P11
POE_CRX_GTX_N11	E21	PEG_RXN_4	PEG_TXN_4	B21	POE_CTX_GRX_N11	OPT#	CC28	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N11
POE_CRX_GTX_P10	E20	PEG_RXP_5	PEG_TXP_5	B20	POE_CTX_GRX_P10	OPT#	CC27	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P10
POE_CRX_GTX_N10	E20	PEG_RXN_5	PEG_TXN_5	B20	POE_CTX_GRX_N10	OPT#	CC27	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N10
POE_CRX_GTX_P9	E19	PEG_RXP_6	PEG_TXP_6	B19	POE_CTX_GRX_P9	OPT#	CC26	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P9
POE_CRX_GTX_N9	E19	PEG_RXN_6	PEG_TXN_6	B19	POE_CTX_GRX_N9	OPT#	CC26	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N9
POE_CRX_GTX_P8	E18	PEG_RXP_7	PEG_TXP_7	B18	POE_CTX_GRX_P8	OPT#	CC25	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P8
POE_CRX_GTX_N8	E18	PEG_RXN_7	PEG_TXN_7	B18	POE_CTX_GRX_N8	OPT#	CC25	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N8
POE_CRX_GTX_P7	E17	PEG_RXP_8	PEG_TXP_8	B17	POE_CTX_GRX_P7	OPT#	CC24	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P7
POE_CRX_GTX_N7	E17	PEG_RXN_8	PEG_TXN_8	B17	POE_CTX_GRX_N7	OPT#	CC24	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N7
POE_CRX_GTX_P6	E16	PEG_RXP_9	PEG_TXP_9	B16	POE_CTX_GRX_P6	OPT#	CC23	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P6
POE_CRX_GTX_N6	E16	PEG_RXN_9	PEG_TXN_9	B16	POE_CTX_GRX_N6	OPT#	CC23	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N6
POE_CRX_GTX_P5	D15	PEG_RXP_10	PEG_TXP_10	A15	POE_CTX_GRX_P5	OPT#	CC22	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P5
POE_CRX_GTX_N5	D15	PEG_RXN_10	PEG_TXN_10	A15	POE_CTX_GRX_N5	OPT#	CC22	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N5
POE_CRX_GTX_P4	E14	PEG_RXP_11	PEG_TXP_11	B14	POE_CTX_GRX_P4	OPT#	CC21	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P4
POE_CRX_GTX_N4	E14	PEG_RXN_11	PEG_TXN_11	B14	POE_CTX_GRX_N4	OPT#	CC21	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N4
POE_CRX_GTX_P3	D13	PEG_RXP_12	PEG_TXP_12	A13	POE_CTX_GRX_P3	OPT#	CC20	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P3
POE_CRX_GTX_N3	E13	PEG_RXN_12	PEG_TXN_12	A13	POE_CTX_GRX_N3	OPT#	CC20	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N3
POE_CRX_GTX_P2	E12	PEG_RXP_13	PEG_TXP_13	C12	POE_CTX_GRX_P2	OPT#	CC19	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P2
POE_CRX_GTX_N2	E12	PEG_RXN_13	PEG_TXN_13	C12	POE_CTX_GRX_N2	OPT#	CC19	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N2
POE_CRX_GTX_P1	E11	PEG_RXP_14	PEG_TXP_14	A11	POE_CTX_GRX_P1	OPT#	CC18	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P1
POE_CRX_GTX_N1	D11	PEG_RXN_14	PEG_TXN_14	B11	POE_CTX_GRX_N1	OPT#	CC2	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N1
POE_CRX_GTX_P0	E10	PEG_RXP_15	PEG_TXP_15	C10	POE_CTX_GRX_P0	OPT#	CC17	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_P0
POE_CRX_GTX_N0	F10	PEG_RXN_15	PEG_TXN_15	B10	POE_CTX_GRX_N0	OPT#	CC1	1	2	0.22U	0201	6.3V6-K	POE_CTX_C_GRX_N0



CAD Note:
Place R_comp inside CPU cavity
Trace width=12 mils ,Spacing=15mil
Max length= 400 mils.


19	DML_CRX_PTX_P0	DML_CRX_PTX_P0	D6	DML_RXP_0	DML_TXP_0	B8	DML_CTX_PRX_P0	DML_CTX_PRX_P0	19
19	DML_CRX_PTX_N0	DML_CRX_PTX_N0	E6	DML_RXN_0	DML_TXN_0	A8	DML_CTX_PRX_N0	DML_CTX_PRX_N0	19
19	DML_CRX_PTX_P1	DML_CRX_PTX_P1	F6	DML_RXP_1	DML_TXP_1	C6	DML_CTX_PRX_P1	DML_CTX_PRX_P1	19
19	DML_CRX_PTX_N1	DML_CRX_PTX_N1	E6	DML_RXN_1	DML_TXN_1	B6	DML_CTX_PRX_N1	DML_CTX_PRX_N1	19
19	DML_CRX_PTX_P2	DML_CRX_PTX_P2	D5	DML_RXP_2	DML_TXP_2	B5	DML_CTX_PRX_P2	DML_CTX_PRX_P2	19
19	DML_CRX_PTX_N2	DML_CRX_PTX_N2	D5	DML_RXN_2	DML_TXN_2	A5	DML_CTX_PRX_N2	DML_CTX_PRX_N2	19
19	DML_CRX_PTX_P3	DML_CRX_PTX_P3	D6	DML_RXP_3	DML_TXP_3	D4	DML_CTX_PRX_P3	DML_CTX_PRX_P3	19
19	DML_CRX_PTX_N3	DML_CRX_PTX_N3	D6	DML_RXN_3	DML_TXN_3	B4	DML_CTX_PRX_N3	DML_CTX_PRX_N3	19

COFFEE LAKE H-CPU_BGA440



Security Classification	LC Future Center Secret Data	
Issued Date	2015/02/26	Deciphered Date
		2016/02/26
THIS BRIEF OF ENGINEERING DRAWING IS THE PROPERTY OF LG FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS BRIEF MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT PRIOR WRITTEN CONSENT OF LG FUTURE CENTER. THIS INFORMATION IS UNCLASSIFIED FOR DISSEMINATION PURPOSES AND MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LG FUTURE CENTER.		


Title		CPU (1/7) DML,PEG	
Size	Document Number	EG530	
Qty	Rev	1	
Date	Thursday, March 26, 2016	Sheet	6 of 68
















Follow 1.0PDG to reserve 3.3P_0201 capacitor between DDRA_CLK0 and DDRA_CLK0# --SF0904











UC1F			
A10	VSS1	AK4	
A19	VSS1	AL10	
A18	VSS2	AL12	
A16	VSS3	AL14	
A15	VSS4	AL16	
A20	VSS5	AL18	
A20	VSS6	AL20	
A24	VSS7	AL22	
A26	VSS8	AL24	
A28	VSS9	AL26	
A28	VSS10	AL28	
A30	VSS11	AL30	
A30	VSS12	AL32	
A6	VSS13	AL34	
A6	VSS14	AL36	
AA12	VSS15	AL38	
AA20	VSS16	AL40	
AA30	VSS17	AL42	
AB13	VSS18	AL44	
AB13	VSS19	AL46	
AB16	VSS20	AL48	
AB16	VSS21	AL50	
AD10	VSS22	AL52	
AD10	VSS23	AL54	
AD10	VSS24	AL56	
AD10	VSS25	AL58	
AD10	VSS26	AL60	
AD10	VSS27	AL62	
AD10	VSS28	AL64	
AD10	VSS29	AL66	
AD10	VSS30	AL68	
AD10	VSS31	AL70	
AD10	VSS32	AL72	
AD10	VSS33	AL74	
AD10	VSS34	AL76	
AD10	VSS35	AL78	
AD10	VSS36	AL80	
AD10	VSS37	AL82	
AD10	VSS38	AL84	
AD10	VSS39	AL86	
AD10	VSS40	AL88	
AD10	VSS41	AL90	
AD10	VSS42	AL92	
AD10	VSS43	AL94	
AD10	VSS44	AL96	
AD10	VSS45	AL98	
AD10	VSS46	AL100	
AD10	VSS47	AL102	
AD10	VSS48	AL104	
AD10	VSS49	AL106	
AD10	VSS50	AL108	
AD10	VSS51	AL110	
AD10	VSS52	AL112	
AD10	VSS53	AL114	
AD10	VSS54	AL116	
AD10	VSS55	AL118	
AD10	VSS56	AL120	
AD10	VSS57	AL122	
AD10	VSS58	AL124	
AD10	VSS59	AL126	
AD10	VSS60	AL128	
AD10	VSS61	AL130	
AD10	VSS62	AL132	
AD10	VSS63	AL134	
AD10	VSS64	AL136	
AD10	VSS65	AL138	
AD10	VSS66	AL140	
AD10	VSS67	AL142	
AD10	VSS68	AL144	
AD10	VSS69	AL146	
AD10	VSS70	AL148	
AD10	VSS71	AL150	
AD10	VSS72	AL152	
AD10	VSS73	AL154	
AD10	VSS74	AL156	
AD10	VSS75	AL158	
AD10	VSS76	AL160	
AD10	VSS77	AL162	
AD10	VSS78	AL164	
AD10	VSS79	AL166	
AD10	VSS80	AL168	
AD10	VSS81	AL170	
AD10	VSS82	AL172	
AD10	VSS83	AL174	
AD10	VSS84	AL176	
AD10	VSS85	AL178	
AD10	VSS86	AL180	
AD10	VSS87	AL182	
AD10	VSS88	AL184	
AD10	VSS89	AL186	
AD10	VSS90	AL188	
AD10	VSS91	AL190	
AD10	VSS92	AL192	
AD10	VSS93	AL194	
AD10	VSS94	AL196	
AD10	VSS95	AL198	
AD10	VSS96	AL200	
AD10	VSS97	AL202	
AD10	VSS98	AL204	
AD10	VSS99	AL206	
AD10	VSS100	AL208	
AD10	VSS101	AL210	
AD10	VSS102	AL212	
AD10	VSS103	AL214	
AD10	VSS104	AL216	
AD10	VSS105	AL218	
AD10	VSS106	AL220	
AD10	VSS107	AL222	
AD10	VSS108	AL224	
AD10	VSS109	AL226	
AD10	VSS110	AL228	
AD10	VSS111	AL230	
AD10	VSS112	AL232	
AD10	VSS113	AL234	
AD10	VSS114	AL236	
AD10	VSS115	AL238	
AD10	VSS116	AL240	
AD10	VSS117	AL242	
AD10	VSS118	AL244	
AD10	VSS119	AL246	
AD10	VSS120	AL248	
AD10	VSS121	AL250	
AD10	VSS122	AL252	
AD10	VSS123	AL254	
AD10	VSS124	AL256	
AD10	VSS125	AL258	
AD10	VSS126	AL260	
AD10	VSS127	AL262	
AD10	VSS128	AL264	
AD10	VSS129	AL266	
AD10	VSS130	AL268	
AD10	VSS131	AL270	
AD10	VSS132	AL272	
AD10	VSS133	AL274	
AD10	VSS134	AL276	
AD10	VSS135	AL278	
AD10	VSS136	AL280	
AD10	VSS137	AL282	
AD10	VSS138	AL284	
AD10	VSS139	AL286	
AD10	VSS140	AL288	
AD10	VSS141	AL290	
AD10	VSS142	AL292	
AD10	VSS143	AL294	
AD10	VSS144	AL296	
AD10	VSS145	AL298	
AD10	VSS146	AL300	
AD10	VSS147	AL302	
AD10	VSS148	AL304	
AD10	VSS149	AL306	
AD10	VSS150	AL308	
AD10	VSS151	AL310	
AD10	VSS152	AL312	
AD10	VSS153	AL314	
AD10	VSS154	AL316	
AD10	VSS155	AL318	
AD10	VSS156	AL320	
AD10	VSS157	AL322	
AD10	VSS158	AL324	
AD10	VSS159	AL326	
AD10	VSS160	AL328	
AD10	VSS161	AL330	
AD10	VSS162	AL332	
AD10	VSS163	AL334	
AD10	VSS164	AL336	
AD10	VSS165	AL338	
AD10	VSS166	AL340	
AD10	VSS167	AL342	
AD10	VSS168	AL344	
AD10	VSS169	AL346	
AD10	VSS170	AL348	
AD10	VSS171	AL350	
AD10	VSS172	AL352	
AD10	VSS173	AL354	
AD10	VSS174	AL356	
AD10	VSS175	AL358	
AD10	VSS176	AL360	
AD10	VSS177	AL362	
AD10	VSS178	AL364	
AD10	VSS179	AL366	
AD10	VSS180	AL368	
AD10	VSS181	AL370	
AD10	VSS182	AL372	
AD10	VSS183	AL374	
AD10	VSS184	AL376	
AD10	VSS185	AL378	
AD10	VSS186	AL380	
AD10	VSS187	AL382	
AD10	VSS188	AL384	
AD10	VSS189	AL386	
AD10	VSS190	AL388	
AD10	VSS191	AL390	
AD10	VSS192	AL392	
AD10	VSS193	AL394	
AD10	VSS194	AL396	
AD10	VSS195	AL398	
AD10	VSS196	AL400	
AD10	VSS197	AL402	
AD10	VSS198	AL404	
AD10	VSS199	AL406	
AD10	VSS200	AL408	
AD10	VSS201	AL410	
AD10	VSS202	AL412	
AD10	VSS203	AL414	
AD10	VSS204	AL416	
AD10	VSS205	AL418	
AD10	VSS206	AL420	
AD10	VSS207	AL422	
AD10	VSS208	AL424	
AD10	VSS209	AL426	
AD10	VSS210	AL428	
AD10	VSS211	AL430	
AD10	VSS212	AL432	
AD10	VSS213	AL434	
AD10	VSS214	AL436	
AD10	VSS215	AL438	
AD10	VSS216	AL440	
AD10	VSS217	AL442	
AD10	VSS218	AL444	
AD10	VSS219	AL446	
AD10	VSS220	AL448	
AD10	VSS221	AL450	
AD10	VSS222	AL452	
AD10	VSS223	AL454	
AD10	VSS224	AL456	
AD10	VSS225	AL458	
AD10	VSS226	AL460	
AD10	VSS227	AL462	
AD10	VSS228	AL464	
AD10	VSS229	AL466	
AD10	VSS230	AL468	
AD10	VSS231	AL470	
AD10	VSS232	AL472	
AD10	VSS233	AL474	
AD10	VSS234	AL476	
AD10	VSS235	AL478	
AD10	VSS236	AL480	
AD10	VSS237	AL482	
AD10	VSS238	AL484	
AD10	VSS239	AL486	
AD10	VSS240	AL488	
AD10	VSS241	AL490	
AD10	VSS242	AL492	
AD10	VSS243	AL494	
AD10	VSS244	AL496	
AD10	VSS245	AL498	
AD10	VSS246	AL500	
AD10	VSS247	AL502	
AD10	VSS248	AL504	
AD10	VSS249	AL506	
AD10	VSS250	AL508	
AD10	VSS251	AL510	
AD10	VSS252	AL512	
AD10	VSS253	AL514	
AD10	VSS254	AL516	
AD10	VSS255	AL518	
AD10	VSS256	AL520	
AD10	VSS257	AL522	
AD10	VSS258	AL524	
AD10	VSS259	AL526	
AD10	VSS260	AL528	
AD10	VSS261	AL530	
AD10	VSS262	AL532	
AD10	VSS263	AL534	
AD10	VSS264	AL536	
AD10	VSS265	AL538	
AD10	VSS266	AL540	
AD10	VSS267	AL542	
AD10	VSS268	AL544	
AD10	VSS269	AL546	
AD10	VSS270	AL548	
AD10	VSS271	AL550	
AD10	VSS272	AL552	
AD10	VSS273	AL554	
AD10	VSS274	AL556	
AD10	VSS275	AL558	
AD10	VSS276	AL560	
AD10	VSS277	AL562	
AD10	VSS278	AL564	
AD10	VSS279	AL566	
AD10	VSS280	AL568	
AD10	VSS281	AL570	
AD10	VSS282	AL572	
AD10	VSS283	AL574	
AD10	VSS284	AL576	
AD10	VSS285	AL578	
AD10	VSS286	AL580	
AD10	VSS287	AL582	
AD10	VSS288	AL584	
AD10	VSS289	AL586	
AD10	VSS290	AL588	
AD10	VSS291	AL590	
AD10	VSS292	AL592	
AD10	VSS293	AL594	
AD10	VSS294	AL596	
AD10	VSS295	AL598	
AD10	VSS296	AL600	
AD10	VSS297	AL602	
AD10	VSS298	AL604	
AD10	VSS299	AL606	
AD10	VSS300	AL608	
AD10	VSS301	AL610	
AD10	VSS302	AL612	
AD10	VSS303	AL614	
AD10	VSS304	AL616	
AD10	VSS305	AL618	
AD10	VSS306	AL620	
AD10	VSS307	AL622	
AD10	VSS308	AL624	
AD10	VSS309	AL626	
AD10	VSS310	AL628	
AD10	VSS311	AL630	
AD10	VSS312	AL632	
AD10	VSS313	AL634	
AD10	VSS314	AL636	
AD10	VSS315	AL638	
AD10	VSS316	AL640	
AD10	VSS317	AL642	
AD10	VSS318	AL644	
AD10	VSS319	AL646	
AD10	VSS320	AL648	
AD10	VSS321	AL650	
AD10	VSS322	AL652	
AD10	VSS323	AL654	
AD10	VSS324	AL656	
AD10	VSS325	AL658	
AD10	VSS326	AL660	
AD10	VSS327	AL662	
AD10	VSS328	AL664	
AD10	VSS329	AL666	
AD10	VSS330	AL668	
AD10	VSS331	AL670	
AD10	VSS332	AL672	
AD10	VSS333	AL674	
AD10	VSS334	AL676	
AD10	VSS335	AL678	
AD10	VSS336	AL680	
AD10	VSS337	AL682	
AD10	VSS338	AL684	
AD10	VSS339	AL686	
AD10	VSS340	AL688	
AD10	VSS341	AL690	
AD10	VSS342	AL692	
AD10	VSS343	AL694	
AD10	VSS344	AL696	
AD10	VSS345	AL698	
AD10	VSS346	AL700	
AD10	VSS347	AL702	
AD10	VSS348	AL704	
AD10	VSS349	AL706	
AD10	VSS350	AL708	
AD10	VSS351	AL710	
AD10	VSS352	AL712	
AD10	VSS353	AL714	
AD10	VSS354	AL716	
AD10	VSS355	AL718	
AD10	VSS356		


DDR4 SO-DIMM





SPD Address = 2H

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	DDR4 SO-DIMM	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DESIGN AND MANUFACTURED BY LC FUTURE CENTER TO ANY OTHER CENTER WITHIN THIS SHEET OR ANY OTHER DRAWING MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Size	Document Number		Rev		
Date	EGS30		1.0		
Drawn	Thursday, March 26, 2015		Sheet	13	of 68





Security Classification	LC Future Center Secret Data		Title	PCH (3/5) HDA,RTC,SMBUS,PM		
Issued Date	2015/02/26	Deciphered Date	2016/02/26			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT PERMISSION OF AND DEPARTMENT OF AS AUTHORIZED BY LC FUTURE CENTER WITHOUT THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>						
			Doc. Document Number	Revision		Rev
			Issue	RGS30		1.0
			Date	Thursday, March 26, 2015		
			Sheet	16		of 68

+3V5




Default De-Pop. If want to Pop in BOM, need change PN to SMO70004400



Security Classification	LC Future Center Secret Data	
Issued Date	2015/02/26	Deciphered Date
	2016/02/26	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		

Title		
PCH (3/9) CLOCK, GPPBH		
Size	Document Number	Rev
A3	EG530	1.0
Date	Thursday, March 29, 2016	Sheet 17 of 68




UHL		
BG3	VSS.145	VSS.196
BG33	VSS.146	VSS.197
BG37	VSS.147	VSS.198
BG4	VSS.148	VSS.199
BG48	VSS.149	VSS.200
C12	VSS.150	VSS.201
C26	VSS.151	VSS.202
C30	VSS.152	VSS.203
C4	VSS.153	VSS.204
C48	VSS.154	VSS.205
C5	VSS.155	VSS.206
D12	VSS.156	VSS.207
D16	VSS.157	VSS.208
D17	VSS.158	VSS.209
D33	VSS.159	VSS.210
D6	VSS.160	VSS.211
E10	VSS.161	VSS.212
E13	VSS.162	VSS.213
E15	VSS.163	VSS.214
E17	VSS.164	VSS.215
E19	VSS.165	VSS.216
E22	VSS.166	VSS.217
E24	VSS.167	VSS.218
E26	VSS.168	VSS.219
E31	VSS.169	VSS.220
E33	VSS.170	VSS.221
E35	VSS.171	VSS.222
E38	VSS.172	VSS.223
E40	VSS.173	VSS.224
E42	VSS.174	VSS.225
F43	VSS.175	VSS.226
F47	VSS.176	VSS.227
F48	VSS.177	VSS.228
G44	VSS.178	VSS.229
G6	VSS.179	VSS.230
H8	VSS.180	VSS.231
J10	VSS.181	VSS.232
J26	VSS.182	VSS.233
J29	VSS.183	VSS.234
J4	VSS.184	VSS.235
J40	VSS.185	VSS.236
J46	VSS.186	VSS.237
J47	VSS.187	VSS.238
J48	VSS.188	VSS.239
J9	VSS.189	VSS.240
K11	VSS.190	VSS.241
K39	VSS.191	VSS.242
M16	VSS.192	VSS.243
M18	VSS.193	VSS.244
M21	VSS.194	VSS.245


CANNONLAKE-H-PCH_FCBGA874

UHL1		
A2	VSS.1	VSS.73
A3	VSS.2	VSS.74
A33	VSS.3	VSS.75
A37	VSS.4	VSS.76
A4	VSS.5	VSS.77
A45	VSS.6	VSS.78
A46	VSS.7	VSS.79
A47	VSS.8	VSS.80
A48	VSS.9	VSS.81
A5	VSS.10	VSS.82
A8	VSS.11	VSS.83
A19	VSS.12	VSS.84
A20	VSS.13	VSS.85
A25	VSS.14	VSS.86
A27	VSS.15	VSS.87
A28	VSS.16	VSS.88
A30	VSS.17	VSS.89
A31	VSS.18	VSS.90
A49	VSS.19	VSS.91
AA5	VSS.20	VSS.92
AB10	VSS.21	VSS.93
AB25	VSS.22	VSS.94
AB31	VSS.23	VSS.95
AC12	VSS.24	VSS.96
AC17	VSS.25	VSS.97
AC33	VSS.26	VSS.98
AC38	VSS.27	VSS.99
AC4	VSS.28	VSS.100
AC46	VSS.29	VSS.101
AD1	VSS.30	VSS.102
AD19	VSS.31	VSS.103
AD2	VSS.32	VSS.104
AD22	VSS.33	VSS.105
AD25	VSS.34	VSS.106
AD49	VSS.35	VSS.107
AE12	VSS.36	VSS.108
AE33	VSS.37	VSS.109
AE38	VSS.38	VSS.110
AE4	VSS.39	VSS.111
AE46	VSS.40	VSS.112
AF22	VSS.41	VSS.113
AF25	VSS.42	VSS.114
AF28	VSS.43	VSS.115
AG1	VSS.44	VSS.116
AG22	VSS.45	VSS.117
AG23	VSS.46	VSS.118
AG25	VSS.47	VSS.119
AG27	VSS.48	VSS.120
AG28	VSS.49	VSS.121
AG30	VSS.50	VSS.122
AG49	VSS.51	VSS.123
AH12	VSS.52	VSS.124
AH17	VSS.53	VSS.125
AH33	VSS.54	VSS.126
AH38	VSS.55	VSS.127
AJ19	VSS.56	VSS.128
AJ20	VSS.57	VSS.129
AJ25	VSS.58	VSS.130
AJ27	VSS.59	VSS.131
AJ28	VSS.60	VSS.132
AJ30	VSS.61	VSS.133
AJ31	VSS.62	VSS.134
AK19	VSS.63	VSS.135
AK20	VSS.64	VSS.136
AK25	VSS.65	VSS.137
AK27	VSS.66	VSS.138
AK28	VSS.68	VSS.140
AK30	VSS.69	VSS.141
AK31	VSS.70	VSS.142
AK4	VSS.71	VSS.143
AK46	VSS.72	VSS.144

CANNONLAKE-H-PCH_FCBGA874



CANNONLAKE-H-PCH_FCBGA874


Security Classification		LC Future Center Secret Data				Title			
Issued Date		2015/02/26		Deciphered Date		2016/02/26			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size B		Document Number				EG530		Rev 1.0	
Date:		Thursday, March 29, 2016				Sheet 22 of 68			



N17P-G1 GPIO

GPIO	I/O	ACTIVE	Function Description	I/O Termination
GPIO0	OUT	-	PWM Output to control NVVDD	
GPIO1	OUT	-	FB Enable for GC6 2.1	
GPIO2	IN	-	GPU wake signal for GC6 2.1	
GPIO3	OUT	-	PWM Output to control the SRAM power supply	
GPIO4	OUT	-	GPU power sequencing for GC6 2.1 --- 1V8_MAIN_EN	
GPIO5	IN	N/A	Active low Frame Lock	
GPIO6	OUT	-	Phase Shedding, NVVDD_PSI	
GPIO7	OUT	N/A	Panel Backlight enable	
GPIO8	OUT	-	Memory voltage Control	
GPIO9	I/O	-	Active Low Thermal Alert	
GPIO10	OUT	-	Memory VREF Control (100K pull Down)	
GPIO11	OUT	-	Panel Power enable	
GPIO12	IN	-	AC power detect or power supply overdraw input (10K pull High)	
GPIO13	OUT	N/A	LCD Panel Backlight Enable	
GPIO14	IN	N/A	Hot Plug Detect for IFPA	
GPIO15	IN	N/A	Hot Plug Detect for IFPB	
GPIO16	OUT	-	System side PCIe reset monitor	
GPIO17	IN	N/A	Hot Plug Detect for IFPD	
GPIO18	IN	N/A	Hot Plug Detect for IFPE	
GPIO19	OUT	N/A	3D Vision L/R Signal	
GPIO20	N/A	GC5_MODE		
GPIO21	I/O	N/A	UNUSED	
GPIO22	I/O	N/A	UNUSED	
GPIO23	OUT	-	GPU PCIe self-reset control	
GPIO24	IN	N/A	Hot Plug Detect for IFPF	
GPIO25		N/A	UNUSED	
GPIO26		N/A	UNUSED	
GPIO27	IN	N/A	Hot Plug Detect for IFPC	

N17P-G1 Power Sequence



STRAP2	STRAP1	STRAP0	RAMCFG[4:0]
L	L	L	00000
L	H	L	00010
L	H	H	00011
H	H	L	00110
H	H	H	00111


H=High: Tied to 1.8V
M=Middle: Tied to 0.9V
L=Low: Tied to 0V



ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]
L	L	L	1111 DEFAULT
L	L	H	1110
L	H	L	1101
L	H	H	1100
H	L	L	1011
H	L	H	1010
H	H	L	1001
H	H	H	1000
L	L	M	0111
L	M	L	0110
L	M	H	0101
L	H	M	0100
H	L	M	0011
H	M	L	0010
H	M	H	0001
H	H	M	0000

1:ENABLE 0:DISABLE
SOR0/1/2/3 ENABLE

















STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE
1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL
1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER
1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE





5A Peak 8A



Delete +3.3V_AON

Change QV18 from LBSS1381T1G_SOT-23-3 to LBSS139WT1G_SC70-3 Hai Y520 SVT

Add +1.8V-AON discharger circuit HLZ SIT 0811

FBVDD_VCC_SENSE RV310 1 2 0.0402 5% PLACE MIDWAY BETWEEN FBA AND FBB

Delete PD3503 and Reserve PD3PR4/PR5/CV38 HLZ SIT 0923

1.8V Total 1A (AON+MAIN)

0.5A

0.5A

19A Peak 42A

Cost down list: 4.7U 1Pcs 1U 1Pcs

POSCAP


Follow NV suggestion for NVVDDS Hai Y520 SVT

2A


V20B+

Add +1.8V MAIN discharger circuit HLZ SIT 0928

Memory Partition A - Lower 64 bits(MF=0)





2A Peak 3A Cost down list:
22U 2Pcs



GDDR5
Mode H - Mirror Mode Mapping



DATA Bus		
Address	0...31	32...63
Fbx_CMO0	CS#	
Fbx_CMO1	A3_BA3	
Fbx_CMO2	A2_BA0	
Fbx_CMO3	A1_BA2	
Fbx_CMO4	A3_BA1	
Fbx_CMO5	WE#	
Fbx_CMO6	A7_A8	
Fbx_CMO7	A6_A11	
Fbx_CMO8	AB1#	
Fbx_CMO9	A12_RFU	
Fbx_CMO10	A0_A10	
Fbx_CM011	A1_A9	
Fbx_CM012	BA1#	
Fbx_CM013	RE#	
Fbx_CM014	CE#	
Fbx_CM015	CA5#	
Fbx_CM016		CS#
Fbx_CM017		A3_BA3
Fbx_CM018		A2_BA0
Fbx_CM019		A1_BA2
Fbx_CM020		A3_BA1
Fbx_CM021		WE#
Fbx_CM022		A7_A8
Fbx_CM023		A6_A11
Fbx_CM024		AB1#
Fbx_CM025		A12_RFU
Fbx_CM026		A0_A10
Fbx_CM027		A1_A9
Fbx_CM028		BA1#
Fbx_CM029		RE#
Fbx_CM030		CE#
Fbx_CM031		CA5#

Follow DG





DATA BUS		
Address	0...31	32...63
FBX_CMO0	CS#	
FBX_CMO1	A1_BA3	
FBX_CMO2	A2_BA0	
FBX_CMO3	A4_BA2	
FBX_CMO4	A5_BA1	
FBX_CMO5	WE#	
FBX_CMO6	A7_A8	
FBX_CMO7	A6_A11	
FBX_CMO8	AB#	
FBX_CMO9	A11_RFU	
FBX_CMO10	A0_A10	
FBX_CMO11	A1_A9	
FBX_CMO12	RA#	
FBX_CMO13	RT#	
FBX_CMO14	CKE#	
FBX_CMO15	CAS#	
FBX_CMO16	CS#	
FBX_CMO17	A1_BA3	
FBX_CMO18	A2_BA0	
FBX_CMO19	A4_BA2	
FBX_CMO20	A5_BA1	
FBX_CMO21	WE#	
FBX_CMO22	A7_A8	
FBX_CMO23	A6_A11	
FBX_CMO24	AB#	
FBX_CMO25	A11_RFU	
FBX_CMO26	A0_A10	
FBX_CMO27	A1_A9	
FBX_CMO28	RA#	
FBX_CMO29	RT#	
FBX_CMO30	CKE#	
FBX_CMO31	CAS#	

Memory Partition B - Lower 32 bits(MF=0)




2A Peak 3A Cost down list:
22U 2Pcs



GDDR5
Mode H - Mirror Mode Mapping

DATA Bus		
Address	0...31	32...63
FRX_CM00	CS#	
FRX_CM01	A3, BA3	
FRX_CM02	A2, BA0	
FRX_CM03	A4, BA2	
FRX_CM04	A5, BA1	
FRX_CM05	WE#	
FRX_CM06	A7, AS	
FRX_CM07	A0, A11	
FRX_CM08	AB#	
FRX_CM09	A12, R0	
FRX_CM10	A0, R10	
FRX_CM11	A1, AS	
FRX_CM12	CS#	
FRX_CM13	WE#	
FRX_CM14	CS#	
FRX_CM15	CS#	
FRX_CM16		CS#
FRX_CM17		A3, BA3
FRX_CM18		A2, BA0
FRX_CM19		A4, BA2
FRX_CM20		A5, BA1
FRX_CM21		WE#
FRX_CM22		A7, AS
FRX_CM23		A0, A11
FRX_CM24		AB#
FRX_CM25		A12, R0
FRX_CM26		A0, R10
FRX_CM27		A1, AS
FRX_CM28		CS#
FRX_CM29		WE#
FRX_CM30		CS#
FRX_CM31		CS#


Memory Partition B - Upper 32 bits(MF=0)




GDDR5
Mode H - Mirror Mode Mapping

DATA BUS		
Address	0...31	32...63
FRM_CM00	CS#	
FRM_CM01	A1_BA3	
FRM_CM02	A2_BA0	
FRM_CM03	A4_BA2	
FRM_CM04	A5_BA1	
FRM_CM05	WE#	
FRM_CM06	A7_A8	
FRM_CM07	AS_A11	
FRM_CM08	AB#	
FRM_CM09	A12_RFU	
FRM_CM10	A0_A10	
FRM_CM11	A1_A11	
FRM_CM12	RAS#	
FRM_CM13	RST#	
FRM_CM14	CSE#	
FRM_CM15	CAS#	
FRM_CM16	CS#	
FRM_CM17	A1_BA3	
FRM_CM18	A2_BA0	
FRM_CM19	A4_BA2	
FRM_CM20	A5_BA1	
FRM_CM21	WE#	
FRM_CM22	A7_A8	
FRM_CM23	AS_A11	
FRM_CM24	AB#	
FRM_CM25	A12_RFU	
FRM_CM26	A0_A10	
FRM_CM27	A1_A11	
FRM_CM28	RAS#	
FRM_CM29	RST#	
FRM_CM30	CS#	
FRM_CM31	CAS#	

Analog power for mixers, & I/O ports Power supply for full-bridge left/Right channel







Power for card reader controller



Power for combo jack depop circuit at system shutdown mode



16 HDA_RST_AUDIO# RA2171 2 0.0402 5% IB1 C203



11/8 SIT Cost down to 0ohm wei





8/16 Update Audio Jack P/N SP011509163 wei




8/16 Update Audio Jack P/N DC021608101 wei






Security Classification		LC Future Center Secret Data	
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		Cardreader	
Size	Custom	Document Number	EG530
Date	Thursday, March 29, 2018	Sheet	36 of 68
Rev		1.0	





	Nationz TPM	Nuvoton TPM
RTPM2	Stuff	NC
RTPM12	Stuff	NC
RTPM11	NC	Stuff


LCD POWER CIRCUIT




CMOS Camera




Touch Screen










For EMI




For ESD



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	eDP/CMOS/Touch screen	
<p>THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE TRANSFERRED TO ANY OTHER PART OF THE COMPANY OR DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Size	Rev
Document Number		E6530		1.0	
Date:	Thursday, March 29, 2015	Sheet	38	of 68	






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	P35-Blank	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
<small>Size Custom</small>		<small>Document Number</small>		<small>Rev</small>	
		B3530		1.0	
<small>Date:</small>		<small>Thursday, March 26, 2015</small>		<small>Sheet 46 of 68</small>	

TABLE : CPU ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R591	NO ASM	NO ASM	ASM
R593	NO ASM	NO ASM	ASM
R594	NO ASM	NO ASM	ASM
R595	NO ASM	NO ASM	ASM
R596	NO ASM	NO ASM	ASM
R657	NO ASM	NO ASM	ASM
R658	NO ASM	NO ASM	ASM
R102	NO ASM	ASM	NO ASM
R597	NO ASM	ASM	NO ASM
R9907	NO ASM	ASM	NO ASM
JXDP1	NO ASM	ASM	NO ASM
C70	NO ASM	ASM	NO ASM
R96	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9909	NO ASM	ASM	ASM
R9910	NO ASM	ASM	ASM
R9916	NO ASM	ASM	ASM
R99	NO ASM	ASM	ASM
R9912	NO ASM	ASM	ASM
R9934	NO ASM	ASM	ASM
R9930	NO ASM	ASM	ASM
R9931	NO ASM	ASM	ASM
R9932	NO ASM	ASM	ASM
R9933	NO ASM	ASM	ASM

LOGIC

TABLE : PCH ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R93	NO ASM	ASM	NO ASM
JXDP1	NO ASM	ASM	NO ASM
R9917	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9908	NO ASM	ASM	NO ASM
R9911	NO ASM	ASM	NO ASM
R9913	NO ASM	ASM	NO ASM
R9915	NO ASM	ASM	NO ASM

LOGIC

TABLE : Functional Strap





GPP_B18/GSPI0_MOSI (No Reboot)	R563
HIGH Enable "No Reboot" Mode	ASM
LOW Disable "No Reboot" Mode (Default)	NO ASM

LOGIC

* GPP_B18_NO_REBOOT
 0 = Disable - No Reboot* mode. (Default)
 1 = Enable - No Reboot* mode (PCH will disable the
 Timer system reboot feature). This function is useful
 when running ITP/ASP. Place the PCH


GPP_B18_NO_REBOOT → GPP_B18_NO_REBOOT 20

Delete R93



Change XDP CONN. to Test Point HLZ SVD 0527


Ref Y530 add 1207SF





0907SF change DL1/DL2 to
S DIO(BR) AZ1215-04S.R7G SOT23-6L
PN:SC300005900 for 8111H

20180125SF: For EMC debug DL1 & DL2



Need change to SC300006100,
S DIO(BR) AZ1135-04S.R7G SOT23-6L, A.1, EG531



1204SF update,
4 R-Short place on DC-IN CONN & LAN CONN,
2 R-Short place on LAN CONN & HDMI CONN



Add TL2 co-lay TL1 1009SF




8/16 Update RJ45 P/N DC021608091 wei

Security Classification		LC Future Center Secret Data	
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title		LAN Transformer	
Size	Document Number	EG530	Rev 1.0
Date:	Thursday, March 29, 2018	Sheet 43 of 68	

Close to U1




REMOTE+/-_R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"

SMSC thermal sensor placed near DIMM




Address 1001_101xb

Near GPU&VRAM




for layout optimized, change the EC_AGND to GND

Near CPU core




HW thermal sensor



over temperature threshold:
 $RSET=3*RTMH$
92+/-30C
Hysteresis temperature threshold.
 $RHYST=(RSET*RTML)/(3*RTML-RSET)$
56+/-30C

FAN Conn


need check ME SDV conn list
0829ME Change to SP020010000 , need update of pri t





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2016/08/16	Deciphered Date	2017/08/15	Thermal sensor/FAN CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	EG530
				Date:	Thursday, March 23, 2016
				Sheet	44 of 68
				Rev	1.0





Mini-Express Card(WLAN/WiMAX)

SDV Add CNVI Function 0913F5





M.2 SSD(SATA/PCIE)



[illegible]

For USB Debug Function

09/20SF add USB debug follow TINY5
change from SA00007WL0D to SA00007WL00 SF1001
SVT non-staff0322SF





USBDEBUG	Kernel debug
Set Logon	Set Logon
Set network log	Disable

UARTA_P80_EN	POST 80
Rev. Legend	CC CHANGE
Rev. maximum Low	CHANGE

DE#	S	FUNCTION
0	2	STORAGE
1	3	Relief (rel. max. 12.5 km/h)
2	4	Relief (rel. max. 50 km/h)



SATA HDD Conn.




Delete SATA ODD

8/14 Update SF




0.33UF change to SE00000Y700/0402,220K PD stuff 0323FS
For intel MOW(575549) ww46 USB3.1 Type-C USB-IF ENC update 11275F














optimize design, and serach low cost power switch 0906SF
change to SY6288C20AAC_SOT23-5 1207SF




FVT Phase changed to 5449E/SA000091F00 1204SF




09/02 Update Type-C Conn. DC021608291 wei







ON/OFF switch




Novo button



LID switch




K/B Connector




KB Backlight Connector

update BL circuit and need too be confirm conn pin define 0925SF




Finger Print Connector

follow OD V1.5 delete finger print function 09275F






TP/B Connector



Load Switch
+5VALW To +5VS
+3VALW To +3VS


+3VS, C173 --> 2.74ms
+5VS, C176 --> 2.03ms
VIN 3V and 3.3V (VINA1-V2), MAX489 (channel=GA, 48V/100mA)



For DisCharge




+1.8VALW to +1.8VS_AON





delete reserved for VCCSTG & VCCST 0928SF















VCCSTG & VCCST change to Dual Switch 0906SF



+1.0VALW TO +1.0VS










GPU Thermal HOLEx2 Close to RJ45 DC-IN x2
 CPU Thermal HOLEx3 WLAN Standoff

PCB Fedcal Mark PAD




Close to Audio jack

follow layout list update 0925SF



USB3.0 Shielding




DDR4 Shielding

Security Classification	LC Future Center Secret Data		
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		Hole	
Size	Document Number	EG530	
Date:	Thursday, March 29, 2016	Sheet	54 of 68



Rev 1.0




VOUT=3.07V
TDC=6A
OCP=10A
Fsw=600Khz

VOUT=5.01V
TDC=8A
OCP=12A
Fsw=600Khz

Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		Cover Page	
2015/08/20		2016/08/20		EG530	
Size		Document Number		Rev	
1		EG530		1.0	
Date		Thursday, March 29, 2018		Sheet 64 of 66	

Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		PWR_3VALW/SVALW	
2015/08/20		2016/08/20		EG530	
Size		Document Number		Rev	
1		EG530		1.0	
Date		Thursday, March 29, 2018		Sheet 64 of 66	




Security Classification		LC Future Center Secret Data		Title	
Issued Date		2015/08/20		Deciphered Date	
		2016/08/20		Cover Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size	Document Number
				3	EG5 30
Date:				Thursday, March 29, 2018	Sheet 56 of 68
				Rev	1.0



+ DC proposal

Power Diagram (CFL H62 & MAX P)




2016 LCFC Internal. All rights reserved.


LCFC
1

Security Classification		LC Future Center Secret Data	
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title		Cover Page	
Size	Document Number	EG530	
Date:	Thursday, March 29, 2018	Sheet	57 of 68
Rev	1.0		




DC IN:1.DC IN connect apply for PN HIGHS_PJSS56-B5000-1H_5P-T ,need replace connector rate current 7A



RTC:1. 0ohm delete
2.the max VCCRTC < 3.2V specification
3.RTC cable 35mm




battery IN:
1.battery connector 8pin per pin 4.5A




ADP_ID:1. cost down solution
2.EC initial ID function


Phase1





Phase2




Phase3




Security Classification			LC Future Center Secret Data			Title		
Issued Date			Deciphered Date		2016/08/20		Cover Page Box _____ Document Number _____ Date: _____ Year/day, March 22, 2016 Sheet 64 of 68	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT PERMISSION IN WRITING FROM LC FUTURE CENTER. THE CUSTOMER OF THE CONSENTED DIVISION OF PAD DEPARTMENT EXCEPT AS AUTHORIZED BY ANY THIRD PARTY CENTER WITHIN THIS SHEET OF THE INFORMATION IT CONTAINS MAY NOT BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT OUR WRITTEN CONSENT OF LC FUTURE CENTER.								

VER1.10



Security Classification	LC Future Center Secret Data		
Issued Date	2015/08/20	Deciphered Date	2016/08/20
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			

PSI open drain
H1.8V
L.OV



VBOOT:0.8V
VID voltage:0.3V-1.3V
TDC:50A
ICOMAX:100A
OCF:50A*3=150A
frequency:350K*3=1050khz